Introduction of Data Types: SystemVerilog introduces new data types that are synthesizable and should make RTL descriptions easier to write and understand. Many of these will be familiar to C programmers. The idea is that algorithms modeled in C can more easily be converted to SystemVerilog if the two languages have the same data types.